

SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT WE, Satoshi Matsui, a citizen of Japan residing at Kawasaki, Japan, Yukihiro Ozawa, a citizen of Japan residing at Kawasaki, Japan and Seiji Suetake, a citizen of Japan residing at Kawasaki, Japan have invented certain new and useful improvements in

CLOCK SHIFT CIRCUIT FOR GRADUAL  
FREQUENCY CHANGE

of which the following is a specification:-

**TITLE OF THE INVENTION**

CLOCK SHIFT CIRCUIT FOR GRADUAL FREQUENCY  
CHANGE

5      **CROSS-REFERENCE TO RELATED APPLICATIONS**

The present application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2003-355061 filed on October 15, 2003, with the Japanese Patent Office, 10 the entire contents of which are incorporated herein by reference.

**BACKGROUND OF THE INVENTION**

1. Field of the Invention

15      The present invention generally relates to circuits for generating a clock signal of a desired frequency, and particularly relates to a clock shift circuit which changes a clock signal from a given frequency to another frequency.

20      2. Description of the Related Art

In large-scale logic circuits such as semiconductor integrated circuits, a technology for controlling the supply of clock signals inside a circuit as circumstances demand is becoming 25 increasingly important for the purpose of cutting down power consumption. Especially in portable equipment for which power consumption is an important issue, such technology is widely used.

Conventionally, the control of start/stop 30 of clock supply is not taken care of by the system. In a general configuration, the start/stop of clock supply is made simply in response to power-on and power-off. With the widespread use of portable equipment and an increase in circuit size, standby 35 power consumed by load capacitance associated with clock signal lines can no longer be disregarded, making it necessary to control the start/stop of

clock signals.

When a transition is made from a clock active state using a normal operating frequency to a clock suspended state such as a standby state, or 5 when return from the clock suspended state is made, a clock generally comes to a sudden stop or makes a sudden start to immediately oscillate at the normal operating frequency. When a clock is suddenly changed in such a manner, circuitry that uses the 10 clock generates a sudden change in the consumption of electric currents. This may cause regulators inside semiconductor integrated circuits to generate abnormal voltages.

Because of this, it is desirable to change 15 clock frequency gradually between the clock active state using the normal operating frequency and the clock suspended state. To this end, a clock generating circuit with the function to switch clock frequencies is required, an example of which is 20 disclosed in Patent Documents 1 through 3.

A circuit taught by Patent Document 1 includes an oscillator that operates at high speed, a decimated clock circuit that outputs a plurality of decimated clocks, and a frequency divider. The 25 decimated clock circuit generates a set of base frequencies, and the frequency divider divides the frequencies for outputting.

In Patent Document 2, an image recording apparatus includes a decimating means for decimating 30 an original clock supplied from an original clock generating means, and a frequency dividing means for dividing the decimated clock by a fixed division rate for outputting as a pixel clock for image recording purposes.

35 In Patent Document 3, provision is made to divide an original clock by frequency division rates responsive to power supply voltage. By using a

large number of bits or increasing the number of the frequency division rates, the original clock can be divided by an increased number of frequency division rates, without the addition of a frequency division 5 circuit to hardware.

[Patent Document 1] Japanese Patent Application Publication No. 2000183729

[Patent Document 2] Japanese Patent Application Publication No. 2001-213002

10 [Patent Document 3] Japanese Patent Application Publication No. 2002-202829

**SUMMARY OF THE INVENTION**

Features and advantages of the present 15 invention will be presented in the description which follows, and in part will become apparent from the description and the accompanying drawings, or may be learned by practice of the invention according to the teachings provided in the description. Objects 20 as well as other features and advantages of the present invention will be realized and attained by a clock shift circuit particularly pointed out in the specification in such full, clear, concise, and exact terms as to enable a person having ordinary 25 skill in the art to practice the invention.

To achieve these and other advantages in accordance with the purpose of the invention, the invention provides a circuit for changing clocks, including a clock generating circuit which generates 30 an output clock signal by controlling a frequency of an original clock signal, and a control circuit which controls the clock generating circuit in response to an operation mode change signal indicative of a change from a first operation mode 35 to a second operation mode of an external circuit operating based on the output clock signal, thereby changing the output clock signal from a first

frequency corresponding to the first operation mode to a third frequency and then from the third frequency to a second frequency corresponding to the second operation mode, the third frequency having a 5 frequency between the first frequency and the second frequency.

According to one embodiment of the invention, the clock generating circuit described above includes a frequency divider which generates 10 one or more frequency-divided clock signals by dividing the original clock signal, a selector circuit which selects one of the original clock signal and the one or more frequency-divided clock signals as a selected clock signal, and a decimated 15 clock generating circuit which decimates one or more clock pulses of the selected clock signal for outputting as the output clock signal, wherein the control circuit controls the selection performed by the selector circuit and the decimation performed by 20 the decimated clock generating circuit in response to the operation mode change signal.

In the invention as described above, the control signal controls the clock generating circuit (the selector circuit and the decimated clock 25 generating circuit) according to a mode change signal, thereby gradually changing the clock signal at the time of a change of operation modes. Namely, when a change is made from a clock active state using a normal operating frequency to a clock 30 suspended state, the clock signal is controlled such that the number of clock pulses per unit time is decreased gradually. When a change is made from a clock suspended state to a clock active state using a normal operating frequency, the clock signal is 35 controlled such that the number of clock pulses per unit time is increased gradually. This avoids a sudden clock change, thereby preventing the

consumption of electric currents from changing suddenly in circuitry using the clock signal, which prevents a regulator from generating an abnormal voltage.

5           Moreover, the use of the frequency divider and the decimated clock generating circuit makes it possible to generate a clock signal having any desired frequency of  $n/m$  ( $n, m$ : integers) that cannot be generated by use of the frequency divider  
10          alone. This achieves finer changes when the clock frequency is changed. Moreover, hardware-based control according to the invention can achieve high-speed operation that is not attainable by software-based control according to the conventional art.

15          Further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.

20          **BRIEF DESCRIPTION OF THE DRAWINGS**

Fig. 1 is a block diagram showing the construction of a clock shift circuit according to the invention;

25          Fig. 2 is a diagram showing clock change patterns and durations with respect to mode change signals;

Fig. 3 is a diagram for explaining the frequency division and decimation of a clock signal;

30          Fig. 4 is a timing chart for explaining clock shifts with reference to an example in which return from a sleep state is made;

Fig. 5 is a circuit diagram showing an example of a modified construction of the decimated clock generating circuit; and

35          Fig. 6 is a signal diagram showing the waveform of output signals of respective comparators shown in Fig. 5.

**DESCRIPTION OF THE PREFERRED EMBODIMENTS**

The technology disclosed in these patent documents only teaches a clock generating circuit with the function to switch clock frequencies. There is no mention of a construction by which a clock is gradually speeded up or gradually speeded down in response to the switching of operation modes. There is a related-art technology that controls the speeding-up operation of a clock by use of software. This technology has a drawback in that high speed operation cannot be attained, and also has shortcomings in that a clock having a frequency between  $1/n$  and  $1/(n+1)$  cannot be generated.

Accordingly, there is a need for a clock shift circuit that can change a clock frequency gradually in response to a change of operation modes.

It is a general object of the present invention to provide a clock shift circuit that substantially obviates one or more problems caused by the limitations and disadvantages of the related art.

In the following, embodiments of the present invention will be described with reference to the accompanying drawings.

Fig. 1 is a block diagram showing the construction of a clock shift circuit according to the invention.

A clock shift circuit 10 of Fig. 1 includes a frequency divider 11, a selector circuit 12, a decimated clock generating circuit 13, and a control circuit 14. A clock signal CLK is input into the frequency divider 11 and the selector circuit 12. The frequency divider 11 divides the clock signal CLK to generate a clock signal of  $1/2$  frequency division, a clock signal of  $1/4$  frequency division, a clock signal of  $1/8$  frequency division,

and a clock signal of 1/16 frequency division, for example.

The selector circuit 12 responds to an instruction from the control circuit 14 to select 5 one clock signal from a plurality of frequency-divided clock signals output by the frequency divider 11 and the clock signal CLK that is the original clock. The selected clock signal is supplied to the decimated clock generating circuit 10 13.

The decimated clock generating circuit 13 operates under the control of the control circuit 14 to decimate the clock pulses of the selected clock signal supplied from the selector circuit 12, 15 thereby generating a decimated clock signal SUBCLK.

Mode change signals START, SLEEP, STOP, and SHUTDOWN indicative of a change of operation modes are supplied to the control circuit 14. The mode change signal SLEEP indicates a change of state 20 to a sleep mode, and the signal STOP indicates a change of state to a stop mode. The signal SHUTDOWN indicates a change to a power supply suspended state. Further, the mode change signal START indicates return from these states.

According to these mode change signals, 25 the control circuit 14 controls the selector circuit 12 and the decimated clock generating circuit 13 to change the clock signal gradually at the time of a mode change. When a change is made from a clock 30 active state using a normal operating frequency to a clock suspended state, the clock signal is controlled such that the number of clock pulses per unit time is decreased gradually. When a change is made from a clock suspended state to a clock active 35 state using a normal operating frequency, the clock signal is controlled such that the number of clock pulses per unit time is increased gradually.

The decimated clock generating circuit 13 includes a counter circuit 21, a comparator 22, and an AND gate 23. When the counter circuit 21 is reset at the timing indicated by a reset signal 5 supplied from the control circuit 14, the counter circuit 21 starts counting the pulses of the selected clock signal supplied from the selector circuit 12. The count by the counter circuit 21 is supplied to the comparator 22.

10 The comparator 22 compares the count from the counter circuit 21 with a preset pulse number supplied from the control circuit 14. If the count is below the preset pulse number, the comparator 22 sets its output signal ENABLE to HIGH. With this 15 provision, when the count is below the preset pulse number, the AND gate 23 allows passage of the selected clock signal supplied from the selector circuit 12. If the count is larger than the preset pulse number, the AND gate 23 blocks the selected 20 clock signal supplied from the selector circuit 12.

The comparator 22 further receives a preset bit number from the control circuit 14. The preset bit number is information indicative of the number of bits that are subjected to the comparison 25 of the count and the preset pulse number. That is, a different preset bit number produces a different comparison result even if the preset pulse number is the same. If the preset bit number is 3 and the present pulse number is 3, for example, three bits 30 are subjected to comparison. As a result, the signal ENABLE is HIGH while first three of the eight pulses ( $=2^3$ ) are supplied. If the preset bit number is 4 and the present pulse number is 3, for example, four bits are subjected to comparison. As a result, 35 the signal ENABLE is HIGH while first three of the sixteen pulses ( $=2^4$ ) are supplied. In this manner, the combination of the preset pulse number and the

preset bit number can control the rate of pulse decimation of the selected clock signal.

5 The control circuit 14 includes a control signal generating circuit 24, a period selecting circuit 25, a timer 26, a register 27, and a register 28. The control signal generating circuit 24 and the period selecting circuit 25 receive the mode change signals START, SLEEP, STOP, and SHUTDOWN indicative of a change of operation modes.

10 The period selecting circuit 25 selects a duration of each clock frequency according to the supplied mode change signals. The period selecting circuit 25 supplies a signal indicative of the selected duration to the timer 26. The timer 26  
15 measures the selected duration, and asserts a signal to the control signal generating circuit 24 until an end of the duration, for example. The control signal generating circuit 24 controls the selector circuit 12 and the decimated clock generating circuit 13 to generate a clock signal having a predetermined frequency (a predetermined number of pulses) during the duration indicated by the signal supplied from the timer 26.

25 Specifically, the control signal generating circuit 24 sets the preset pulse number and the preset bit number in the registers 27 and 28, respectively, resetting the counter circuit 21 to initialize a decimation operation, and supplying a selection signal to the selector circuit 12 to  
30 select a desired clock signal. The preset pulse number and the preset bit number stored in the respective registers 27 and 28 are supplied to the comparator 22. With this provision, the selector circuit 12, the counter circuit 21, and the  
35 comparator 22 operate in the manner as previously described, thereby decimating clock pulses at a desired ratio.

Fig. 2 is a diagram showing clock change patterns and durations with respect to the mode change signals. The clock change pattern shows the way a clock transition is made, and is selected by 5 the control signal generating circuit 24 in response to each mode change signal. The duration is selected by the period selecting circuit 25 in response to each mode change signal. The period selecting circuit 25 may store data indicative of 10 settings of durations in its internal register.

If the mode change signal STOP indicating a state change to the stop mode is asserted, for example, the control signal generating circuit 24 selects a clock change pattern of  $3/4 \rightarrow 1/2 \rightarrow 1/4$ , 15 and performs control operation accordingly. Moreover, the period selecting circuit 25 selects 1 ms as a duration. As a result,  $3/4$  the clock frequency lasts 1 ms after the normal clock frequency, and, then,  $1/2$  the clock frequency lasts 20 1 ms, followed by  $1/4$  the clock frequency lasting for 1 ms. In this manner, the number of pulses per unit time is gradually decreased until the clock comes to a complete stop in the end.

If the mode change signal SLEEP indicating 25 a state change to the sleep mode is asserted, for example, the control signal generating circuit 24 selects a clock change pattern of  $7/8 \rightarrow 3/4 \rightarrow 5/8 \rightarrow 1/2 \rightarrow 3/8 \rightarrow 1/4 \rightarrow 1/8$ , and performs control 30 operation accordingly. Moreover, the period selecting circuit 25 selects 1 ms as a duration. As a result, starting from the normal clock frequency, each of the successive clock frequencies lasts 1 ms, thereby gradually decreasing the number of pulses 35 per unit time until the clock comes to a complete stop in the end.

If the mode change signal SHUTDOWN indicating a transition to the power supply

suspended state is asserted, 1/2 the clock frequency lasts 1 ms after the normal clock frequency, followed by a suspension of the clock. If the mode change signal START indicating return is asserted, 5 1/4 the clock frequency lasts 500 microseconds after the clock suspended state, and, then, 1/2 the clock frequency lasts 500 microseconds, followed by 3/4 the clock frequency lasting for 500 microseconds. In this manner, the number of pulses per unit time 10 is gradually increased until the clock reaches the normal operating frequency.

Fig. 3 is a diagram for explaining the frequency division and decimation of a clock signal.

The clock signal CLK that is an original 15 clock is shown at the top section of Fig. 3. The second section of Fig. 3 shows the frequency-divided clock signals generated by the frequency divider 11 based on the clock signal CLK. In this example, a clock signal of 1/2 frequency division, a clock 20 signal of 1/3 frequency division, and a clock signal of 1/4 frequency division are generated. The third section of Fig. 3 illustrates the selected clock signal that is selected by the selector circuit 12. In this example, the 1/3-frequency-division clock 25 signal (i.e., having 1/3 the frequency) is selected from the frequency-divided clock signals output from the frequency divider 11.

The bottom section of Fig. 3 demonstrates the decimated clock signal SUBCLK generated by the 30 decimated clock generating circuit 13 decimating the pulses of the selected clock signal. In this example, two pulses are chosen in every five pulses of the 1/3-frequency-divided selected clock signal (i.e., three pulses are blocked), thereby generating 35 the decimated clock signal SUBCLK of 2/15 the frequency (i.e., the number of pulses per unit time is 2/15).

In the example of Fig. 3, the first pulse and the third pulse are chosen as the two pulses from every five pulses. The construction of Fig. 1, on the other hand, is configured to select a desired 5 number of first consecutive pulses from the preset number of pulses. That is, when two pulses are to be selected from every five pulses, the first pulse and the second pulse that are first two consecutive pulses are chosen. The construction of the 10 decimated clock generating circuit 13 of Fig. 1 can easily be modified so as to select inconsecutive pulses as shown in Fig. 3. The selection of pulse positions is not an essential part of the invention. From a certain point of view, Fig. 1 provides the 15 simplest circuit construction of the decimated clock generation means.

Fig. 5 is a circuit diagram showing an example of a modified construction of the decimated clock generating circuit. The circuit of Fig. 5 20 includes the counter circuit 21, comparators 22A through 22C, registers 27A, 27B, 27C, 28A, 28B, and 28C, an AND gate 31, and an OR gate 32. A set of the resistors store preset pulse numbers and preset bit numbers like the registers 27 and 28 of Fig. 1. 25 The size of the preset pulse number of each register is represented as: the register 27A < the register 27B < the register 27C. The comparators 22A and 22C output HIGH signals when the count is below the corresponding preset pulse number as does the 30 comparator 22 of Fig. 1. The comparator 22B outputs a LOW signal when the count is below the corresponding preset pulse number. Fig. 6 is a signal diagram showing the waveforms of output signals A through C of the respective comparators 35 22A through 22C. The AND gate 31 and the OR circuit 32 perform logic operations on these output signals, thereby producing an ENABLE signal as shown in Fig.

6. In this manner, the signal ENABLE for generating the 2/15 clock shown in Fig. 3 is obtained. There may be a need to generate a complex decimated clock by selecting the first pulse, the third pulse, and 5 the fifth pulse, etc. Such a need can also be satisfied easily by adding one or more sets of the registers 27B and 28B, the registers 27C and 28C, the comparator 22B, and the comparator 22C.

Fig. 4 is a timing chart for explaining 10 clock shifts with reference to an example in which return from the sleep state is made. In the example of Fig. 4, return to the normal clock frequency from the sleep state is made by successive stages of  $1/8 \rightarrow 1/4 \rightarrow 3/8 \rightarrow 1/2 \rightarrow 5/8 \rightarrow 3/4 \rightarrow 7/8$ . In the example 15 of Fig. 2, provision was made to use the clock change pattern of  $1/4 \rightarrow 1/2 \rightarrow 3/4$  whenever return is made in response to the mode change signal START. Needless to say, different clock change patterns may be used, depending on whether the original state is 20 the sleep state or the suspended state.

In Fig. 4, an operation starts from the sleep state, and both the register 27 and the register 28 indicate "1" during a first duration. In the illustration of Fig. 4, the preset pulse 25 number is shown with respect to the register 27, but a total count ( $2^n$ ) indicated by the preset bit number  $n$ , rather than the preset bit number as it is, is shown with respect to the register 28, for the sake of explanation. According to such 30 representation, pulses are selected for decimation at the ratio of the preset pulse number to the total count (Preset Pulse Number / Total Count).

During the first duration, the preset pulse number indicated by the register 27 and the 35 total count indicated by the register 28 are both "1", so that the decimated clock generating circuit 13 selects all pulses. Further, the selector

5 circuit 12 outputs a clock signal having 1/8 the frequency as the selected clock. The decimated clock generating circuit 13 outputs the selected clock as the decimated clock signal SUBCLK. As a result, the resulting clock signal has 1/8 the clock frequency  $((1/8) \times (1/1))$ , which has one pulse in a period equivalent to eight pulses of the clock signal CLK.

10 During a second duration, the preset pulse number indicated by the register 27 and the total count indicated by the register 28 are both "1", so that the decimated clock generating circuit 13 selects all pulses. Further, the selector circuit 12 outputs a clock signal having 1/4 the frequency 15 as the selected clock. The decimated clock generating circuit 13 outputs the selected clock as the decimated clock signal SUBCLK. As a result, the resulting clock signal has 1/4 the clock frequency  $((1/4) \times (1/1))$ , which has two pulses in a period 20 equivalent to eight pulses of the clock signal CLK.

25 During a third duration, the preset pulse number indicated by the register 27 and the total count indicated by the register 28 are "3" and "4", respectively. Further, the selector circuit 12 outputs a clock signal having 1/2 the frequency as the selected clock. The decimated clock generating circuit 13 selects three pulses out of every four pulses of the selected clock for outputting as the decimated clock signal SUBCLK. As a result, the 30 resulting clock signal has 3/8 the clock frequency  $((1/2) \times (3/4))$ , which has three pulses in a period equivalent to eight pulses of the clock signal CLK.

35 During a fourth duration, the preset pulse number indicated by the register 27 and the total count indicated by the register 28 are both "1", so that the decimated clock generating circuit 13 selects all pulses. Further, the selector circuit

12 outputs a clock signal having 1/2 the frequency as the selected clock. The decimated clock generating circuit 13 outputs the selected clock as the decimated clock signal SUBCLK. As a result, the 5 resulting clock signal has 1/2 the clock frequency  $((1/2) \times (1/1))$ , which has four pulses in a period equivalent to eight pulses of the clock signal CLK.

During a fifth duration, the preset pulse number indicated by the register 27 and the total 10 count indicated by the register 28 are "5" and "8", respectively. Further, the selector circuit 12 outputs the original clock signal CLK as the selected clock. The decimated clock generating circuit 13 selects five pulses out of every eight 15 pulses of the selected clock for outputting as the decimated clock signal SUBCLK. As a result, the resulting clock signal has 5/8 the clock frequency  $((1/1) \times (5/8))$ , which has five pulses in a period equivalent to eight pulses of the clock signal CLK.

20 During a sixth duration, the preset pulse number indicated by the register 27 and the total count indicated by the register 28 are "3" and "4", respectively. Further, the selector circuit 12 outputs the original clock signal CLK as the 25 selected clock. The decimated clock generating circuit 13 selects three pulses out of every four pulses of the selected clock for outputting as the decimated clock signal SUBCLK. As a result, the resulting clock signal has 3/4 the clock frequency 30  $((1/1) \times (3/4))$ , which has six pulses in a period equivalent to eight pulses of the clock signal CLK.

During a seventh duration, the preset pulse number indicated by the register 27 and the total count indicated by the register 28 are "7" and 35 "8", respectively. Further, the selector circuit 12 outputs the original clock signal CLK as the selected clock. The decimated clock generating

circuit 13 selects seven pulses out of every eight pulses of the selected clock for outputting as the decimated clock signal SUBCLK. As a result, the resulting clock signal has  $7/8$  the clock frequency  
5  $((1/1) \times (7/8))$ , which has seven pulses in a period equivalent to eight pulses of the clock signal CLK.

In this manner, when return from the sleep state is made, the normal clock frequency is restored through the successive stages of  $1/8 \rightarrow 1/4$   
10  $\rightarrow 3/8 \rightarrow 1/2 \rightarrow 5/8 \rightarrow 3/4 \rightarrow 7/8$ .

In the invention as described above, the control signal controls the selector circuit and the decimated clock generating circuit according to a mode change signal, thereby gradually changing the  
15 clock signal at the time of a change of operation modes. Namely, when a change is made from a clock active state using a normal operating frequency to a clock suspended state, the clock signal is controlled such that the number of clock pulses per  
20 unit time is decreased gradually. When a change is made from a clock suspended state to a clock active state using a normal operating frequency, the clock signal is controlled such that the number of clock pulses per unit time is increased gradually. This  
25 avoids a sudden clock change, thereby preventing the consumption of electric currents from changing suddenly in circuitry using the clock signal, which prevents a regulator from generating an abnormal voltage.

30 Moreover, the use of the frequency divider and the decimated clock generating circuit makes it possible to generate a clock signal having any desired frequency of  $n/m$  ( $n, m$ : integers) that cannot be generated by use of the frequency divider  
35 alone. This achieves finer changes when the clock frequency is changed. Moreover, hardware-based control according to the invention can achieve high-

speed operation that is not attainable by software-based control according to the conventional art.

Further, the present invention is not limited to these embodiments, but various variations 5 and modifications may be made without departing from the scope of the present invention.